Ob 703 July Out	SSUE CLASS	U.S. UTIL	ITV Patent	Application		PATENT NUMBER
. .		SCANNED 2	O.I.P.E.	M PA	TENT DATE	
APPLICATION NO. 09/922479	CONT/PRIOR F	CLASS 714	SUBCLASS 733	ART UNIT 2133	EXAMINER De c	ady
Thomas 2 Method a circuit		for test ted, and w sted	K3D ing an ir afer with	itegrated a large	circuit, in number of i	ditegrated integrated
		ISSUIN	G CLASSI	FICATION	{	
ONIGINAL					FERENCE(S)	
CLASS	SUBCLASS	CLASS SUBCLASS (ONE			SUBCLASS PER B	LOCK)
NTERNATIONAL	CLASSIFICATIO	NO			Continued on Issue Stip	Inside File Jacket
				<u></u> .		
TERMINAL DISCLAIMER		DRAWINGS			CLAIMS ALLOWED	
		Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.
The term of this patent subsequent to(date) has been disclaimed.		(Assistant Examiner) (Date)			NOTICE OF ALL	OWANCE MAILED
not extend beyond t	he expiration date				ISSUE FEE	
of U.S Patent. No.					Amount Due	Date Paid
The terminalmonths of this patent have been disclaimed.		(Primary Examiner) (Date) (Legal instruments Examiner) (Date)			ISSUE BATCH NUMBER	

BEST AVAILABLE COPY

. (FACE)